A Combined Mapping and Routing Algorithm for 3D NoCs Based on ASP
نویسندگان
چکیده
Networks on a Chip (NoCs) have been proposed to solve the communication challenges in Multi-Processor Systems on a Chip (MPSoCs) with ever increasing number of processing cores. They provide high bandwidth in combination with high connectivity, which is especially interesting in 3D integrated systems. However, efficiently exploiting both, processors and communication infrastructure, also requires new design approaches when mapping applications onto such complex architectures. While state of the art approaches show good mapping performance for systems with only a few routing options, they tend to fail in the presence of densely connected systems. In this paper, we propose a novel combined mapping and routing algorithm based on Answer Set Programming (ASP). A case-study composed of three dimensional Networks-on-Chip (3D NoC) illustrates the scalability of our proposed mapping and routing approach.
منابع مشابه
Optimal Path Diagnosis by Genetic Algorithm for NoCs
Nowadays Network-on-Chips is used instead of System-on-Chips for better performance. This paper presents a new algorithm to find a shorter path, and shows that genetic algorithm is a potential technique for solving routing problem for mesh topology in on-chip-network.
متن کاملA Fault Resilient Routing Algorithm for Sparsely Connected 3D NoCs
3D NoC has its outstanding advantages over 2D design such as the smaller footprint and the shorter global interconnects. However, vertical interconnects are expensive and prone to faults. It implies that 3D NoCs might be sparsely connected. Such non-fully connected 3D NoCs require proper routing algorithms to support the limited number of TSVs in the network where traditional algorithms such as...
متن کاملFT-Z-OE: A Fault Tolerant and Low Overhead Routing Algorithm on TSV-based 3D Network on Chip Links
Three-dimensional Network-On-Chips (3D NOC) are the most efficient communication structures for complex multi-processor System-On-Chips (SOC). Such structures utilize short vertical interconnects in 3D ICs together with scalability of NOC to improve performance of communications in SOCs. By scaling trends in 3D integration, probability of fault occurrence increases that leads to low yield of li...
متن کاملPower-efficient deterministic and adaptive routing in torus networks-on-chip
Modern SoC architectures use NoCs for high-speed inter-IP communication. For NoC architectures, highperformance efficient routing algorithms with low power consumption are essential for real-time applications. NoCs with mesh and torus interconnection topologies are now popular due to their simple structures. A torus NoC is very similar to the mesh NoC, but has rather smaller diameter. For a rou...
متن کاملA Low Overhead Fault Reporting Scheme for Resilient 3D Network-on-Chip Applications
Recently three-dimensional Networks-on-Chips (3D NoCs) ranging from regular to highly irregular topologies have been realized as efforts to improve the performance of applications in both general purpose and application-specific multi-core domain. However, faults can cause high contentions in NoCs. As a solution, adaptive routing algorithms are used. On the other hand, these algorithms have hig...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013